PCT


WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

WO 98/44673 (51) International Patent Classification 6: (11) International Publication Number: A1 H04L 7/027 (43) International Publication Date: 8 October 1998 (08.10.98) (81) Designated States: JP, European patent (AT, BE, CH, DE, DK, (21) International Application Number: PCT/US98/04869 ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE). (22) International Filing Date: 16 March 1998 (16.03.98) **Published** With international search report. (30) Priority Data: 31 March 1997 (31.03.97) US 08/832,623 (71) Applicant: SUN MICROSYSTEMS, INC. [US/US]; 901 San Antonio Road, Palo Alto, CA 94303 (US). (72) Inventors: DROST, Robert, J.; 249 Manzanita Avenue, Palo Alto, CA 94306 (US). BOSNYAK, Robert, J.; 1702 Husted Avenue, San Jose, CA 95124 (US). (74) Agents: STEWART, David, L. et al.; McDermott, Will & Emery, Suite 300, 99 Canal Center Plaza, Alexandria, VA 22314 (US).

(54) Title: A DELAY LOCK LOOP WITH TRANSITION RECYCLING FOR CLOCK RECOVERY OF NRZ RUN-LENGTH ENCODED SERIAL DATA SIGNALS



(57) Abstract

A clock recovery circuit uses a pair of variable delay lines to recover clock from a non-return to zero (NRZ) data stream. If an incoming clock transition occurs in the NRZ data, it is passed through one delay line to the output. If no incoming transition occurs, the transition at the output of the first delay line is recycled back through the second delay line. The outputs of the first and second delay lines are combined so that a transition occurs at every possible transition instant, regardless of whether a transition is present in the incoming data at the corresponding time. This permits the benefits of a delay locked loop to be achieved when using NRZ data. Applications of the clock recovery circuits to gigabit data communications systems are described.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GR	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
		HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BG	Bulgaria	IE	Ireland	MN	Mongolia	UA	Ukraine
BJ	Benin	IL	Israel	MR	Mauritania	UG	Uganda
BR	Brazil	IS	Iceland	MW	Malawi	US	United States of America
BY	Belarus	IT	Italy	MX	Mexico	UZ	Uzbekistan
CA	Canada	JP	Japan	NE	Niger	VN	Viet Nam
CF	Central African Republic	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CG	Congo	KG	Kyrgyzstan	NO	Norway	zw	Zimbabwe
CH	Switzerland	KP	Democratic People's	NZ	New Zealand		
CI	Côte d'Ivoire	K.r	Republic of Korea	PL	Poland		
CM	Cameroon	770	Republic of Korea	PT	Portugal		
CN	China	KR	Kazakstan	RO	Romania		
CU	Cuba	KZ		RU	Russian Federation		
CZ	Czech Republic	rc	Saint Lucia	SD	Sudan		
DE	Germany	LI	Liechtenstein	SE	Sweden		
DK	Denmark	LK	Sri Lanka	SG			
EE	Estonia	LR	Liberia	5 G	Singapore		

WO 98/44673 • PCT/US98/04869

A DELAY LOCK LOOP WITH TRANSITION RECYCLING FOR CLOCK RECOVERY OF NRZ RUN-LENGTH ENCODED SERIAL DATA SIGNALS

Field of the Invention

5

10

15

20

25

30

The invention relates to clock recovery circuits and, more particularly, to improvements in a delay lock loop to permit it to be utilized for clock recovery of non-return to zero data.

BACKGROUND OF THE INVENTION

In the prior art, clock is recovered from incoming data under circumstances where a parallel clock cable is not economical or where clock skew makes a separate clock line unfeasible.

Phase locked loops, frequency locked loops and phase and frequency locked loops are known in the prior art and have been utilized for clock recovery. An exemplary construction of devices of this type is shown in Figure 13. Incoming data is compared with the output of a voltage controlled oscillator 1300 in a phase and/or frequency An error voltage is generated at the comparator 1310. output of the comparator 1310 which represents difference in phase or frequency or both of the two That error voltage then is utilized to control the frequency of the VCO 1300 to bring it into frequency and/or phase-lock with the incoming data stream. output is a clock signal that is frequency and/or phase locked with the incoming data.

Voltage controlled oscillators used in frequency and phase-lock loops have a problem in that they accumulate jitter. That is, a phase transition is based on a previous transition and therefore, if the previous transition is off, the next one will be, too. Further, if each transition is off slightly because of jitter, since the transition is based on a previous transition, the phase error will accumulate.

VCO's also have the problem that a certain amount of time is required for them to adjust to changes in the input WO 98/44673 PCT/US98/04869

2

signal. The speed with which a VCO tracks changes in the incoming signal is a function of bandwidth. At very high bandwidths, the rate of change will be very fast, whereas at lower bandwidths, the change will be much slower. Typically, high bandwidths are difficult to achieve in VCO's.

5

10

15

20

25

30

35

Further, VCO's are subject to frequency change as a result of variations in supply voltages. When the supply voltage changes, the frequency of the VCO changes until the feedback loop compensates.

Delay lock loops are also known in the prior art. An exemplary delay lock loop is shown in Figure 14. Incoming data is routed to a voltage control delay line 1400. The output of the voltage controlled delay line 1500 is returned to one input of a phase comparator 1410. The other input of the phase comparator 1410 receives an incoming data stream. The phases of the two data streams are compared in the comparator and an error voltage is generated and applied to a low pass filter 1420, the output of which is utilized to control the amount of delay to be inserted by the voltage control delay line 1400.

Delay lock loops have two important advantages over phase-lock loops. First, because the delay line has no "memory," its transfer function is a constant, thereby yielding a first-order open-loop transfer function for the entire system (for a first-order LPF). Consequently, delay lock loops have much more relaxed tradeoffs among gain, bandwidth and stability. Second, delay lines typically introduce much less jitter than oscillators. Intuitively, this is because delaying a signal entails much less uncertainty than generating it. From another point of view, noise injected into a delay lock loop disappears at the end of the delay line, whereas it is recirculated when a voltage controlled oscillator is used.

Voltage control delay lines of a type used in a delay locked loop are also known. An exemplary delay line is shown in Figure 15. A voltage control delay line consists of a plurality of delay elements 15-1 - 15-N. The number of delay elements effectively inserted into the signal path

between V_{in} and V_{out} is a function of the control input voltage. As the input voltage changes, the number of delay elements effectively inserted in the path increases or decreases.

5 The Problems

10

15

20

25

30

35

A delay lock loop can not be used to recover a clock from a data signal which does not have a transition at each clock instant (typically each 1/2 cycle of clock frequency), since prior art delay lock loops depend on the input signal to provide the input clock for the delay line. A similar problem exists with frequency lock loops since missing transitions are indistinguishable from a change in frequency.

Thus, while delay lock loops have superior properties over prior art phase lock loop frequency constructions, they can not be utilized with certain types of non-return to zero encoding which do not have a transition at each possible clock instant such as each clock half cycle.

Clock recovery in a serial data communication system is a critical function which is necessary in order to decode the underlying time multiplexed divisions between symbols of data being communicated. A method which is commonly used in order to recover a clock from a data pattern is to use some form of a phase lock loop (PLL) or frequency lock loop (FLL). However, these have the problems described above.

As noted above, current DLL's can not be used to recover a clock from a data signal which does not have transitions at each clock instant since current delay lock loops depend on the input signal to provide the input clock for the delay line.

SUMMARY OF THE INVENTION

The invention is directed to a clock recovery system which overcomes the problems of the prior art and which has the beneficial properties of a delay lock loop, yet can lock to an input data pattern which does not have a

WO 98/44673 PCT/US98/04869

4

transition at each clock instant (possible data transition instant). Preferably, the data pattern consists of a non-return to zero encoding of the data and some additional encoding to ensure a maximum run-length (e.g., 8B10B).

The invention is also directed to a gigabit ethernet system using non-return to zero encoding in which expensive clocks needed for clock recovery in the prior art can be replaced with less accurate inexpensive clocks.

5

10

15

20

25

30

35

The invention relates to a circuit for clock recovery, including a data input, a first XOR gate and a second XOR gate, each having one input connected to the data input, a first delay line and a second delay line, inputs of which are connected to respective outputs of the first XOR gate and the second XOR gate and outputs of which are connected to respective inputs of a third XOR gate, the output of the third XOR gate being connected to a second input of the second XOR gate and providing a recovered clock.

The invention is also directed to a method of recovering a clock signal from NRZ encoded data by, when incoming data contains a transition at a clock instant, passing that transition to an output, and when incoming data does not contain a transition at a clock instant, recycling a previous transition from the output, whereby the output has a transition at every clock instant.

The invention is also directed to a method of controlling the delay of a delay line in a clock recovery circuit by comparing the phase of transitions contained in an incoming data stream with the phase of transitions in a recovered clock, and adjusting the amount of delay of the delay line to cause the transitions of the recovered clock to coincide with transitions contained in the incoming data stream based on the phase comparison.

The invention is also directed to a method of controlling the delay of a delay line in a clock recovery circuit by comparing the phase of transitions contained in a recovered clock with the phase of transitions in a clock generated using a variable delay line, adjusting the variable delay line to cause the transitions of the

WO 98/44673 PCT/US98/04869

5

10

15

20

. 25

30

35

5

recovered clock to coincide with the transitions of the clock generated using the variable delay line, and adjusting the amount of delay of the delay line in a clock recovery circuit by substantially the same amount. as the amount by which the variable delay line was adjusted.

The invention also relates to a communications system, having a first station and a second station, each station having a transmitter controlled by a local clock and a receiver receiving data from an other station, a clock recovery circuit recovering clock from data received at a receiver and comparing it with the local clock to derive a control signals for controlling the amount of delay imparted to incoming data so that the transitions of incoming data are synchronized with transitions of the local clock.

The invention also relates to a method of operating a communication system, by recovering clock from incoming data, comparing recovered clock with a locally generated clock, and adjusting a delay line so that transitions from the incoming data coincide with transitions from the local clock.

Still other objects and advantages of the present invention will become readily apparent to those skilled in the art from the following detailed description, wherein only the preferred embodiment of the invention is shown and described, simply by way of illustration of the best mode contemplated of carrying out the invention. As will be realized, the invention is capable of other and different embodiments, and its several details are capable of modifications in various obvious respects, all without departing from the invention. Accordingly, the drawing and description are to be regarded as illustrative in nature, and not as restrictive.

BRIEF DESCRIPTION OF DRAWINGS

Figure 1 is a schematic representation of a delay lock loop circuit in accordance with the invention which operates with non-return to zero encoding which does not

have a transition at every possible transition instant (clock instant).

Figure 2 is a signal diagram illustrating the relationships of signals occurring during operation of the circuit of Figure 1.

5

10

15

20

25

30

35

Figure 3 is a schematic diagram of an XOR gate implementation suitable for use with the circuit of Figure

Figure 4 is a signal diagram illustrating the glitch suppression properties of the XOR gate of Figure 3.

Figure 5 is a schematic diagram of a Schmitt trigger inverter circuit for enhancing the glitch suppression properties of the circuit of Figure 3.

Figure 6 illustrates two switching thresholds of the Schmitt trigger of Figure 5.

Figure 7 is a schematic diagram of a second XOR gate implementation using pass gates suitable for use with the circuit of Figure 1.

Figure 8 is a block diagram showing one technique for maintaining the loop delay to be about equal to a bit interval.

Figure 9 is a schematic diagram of a second technique for maintaining the loop delay to be about equal to the bit interval of the input data signal.

illustration 10 is an of communications between two systems in which the invention may be applied for clock recovery.

Figure 11 is a block diagram of a receiver shown in Figure 10 which locks incoming NRZ gigabit signal data to a local clock.

Figure 12 is a block diagram of one implementation of the synched recovery block of Figure 11.

Figure 13 is a block diagram of a prior art phase/frequency lock loop.

Figure 14 is a block diagram of a prior art delay locked loop.

Figure 15 is a block diagram of a prior art voltage control delay line.

10

15

20

25

30

35

NOTATIONS AND NOMENCLATURE

The detailed descriptions which follow may be presented in terms of program procedures executed on a computer or network of computers. These procedural descriptions and representations are the means used by those skilled in the art to most effectively convey the substance of their work to others skilled in the art.

A procedure is here, and generally, conceived to be a self-consistent sequence of steps leading to a desired steps are those These requiring physical result. manipulations of physical quantities. Usually, though not necessarily, these quantities take the form of electrical or magnetic signals capable of being stored, transferred, combined, compared, and otherwise manipulated. It proves convenient at times, principally for reasons of common usage, to refer to these signals as bits, values, elements, symbols, characters, terms, numbers, or the like. should be noted, however, that all of these and similar terms are to be associated with the appropriate physical quantities and are merely convenient labels applied to these quantities.

Further, the manipulations performed are often referred to in terms, such as adding or comparing, which are commonly associated with mental operations performed by a human operator. No such capability of a human operator is necessary, or desirable in most cases, in any of the operations described herein which form part of the present invention; the operations are machine operations. Useful machines for performing the operation of the present invention include general purpose digital computers or similar devices.

The present invention also relates to apparatus for performing these operations. This apparatus may be specially constructed for the required purpose or it may comprise a general purpose computer as selectively activated or reconfigured by a computer program stored in the computer. The procedures presented herein are not inherently related to a particular computer or other apparatus. Various general purpose machines may be used

10

15

20

25

30

35

with programs written in accordance with the teachings herein, or it may prove more convenient to construct more specialized apparatus to perform the required method steps. The required structure for a variety of these machines will appear from the description given.

DESCRIPTION OF THE PREFERRED EMBODIMENT

Figure 1 is a schematic representation of a delay lock loop circuit in accordance with the invention which operates with non return to zero encoding which does not have a transition at every possible transition instant. Such incoming data is applied to one input of XOR gatel. The other input of XOR gatel is held constant at a logic "0" condition. The input data passes through XOR gate1 to In Pipel input to Delay Linel. The amount of delay interposed by Delay Line1 between In Pipe1 and Out Pipe1 is a function of the applied control voltagel. Signal data passing through Delay Linel is applied to one input of XOR The other input of XOR gate3 comes from Delay gate3. If Out Pipe2 were not changing, the signal from Line2. Delay Line1 would pass through XOR gate3 unimpeded and become part of the recovered clock signal. That recovered clock signal forms one input to XOR gate2. The other input to XOR gate2 is the input data. The input data and the recovered clock are combined logically in XOR gate2 and applied to Delay Line2, the delay of which is set by control voltage2. In practice, if the characteristics of Delay Line1 and Delay Line2 are sufficiently matched, a single control voltage can be applied to each. be the normal case. As long as transitions are occurring at every instant, the path through Delay Line1 would be followed and form part of the recovered clock. when transitions do not occur in the input data, a path will be followed through Delay Line2 which recirculates the previous transition from the recovered clock through Delay Line2 for insertion in the recovered clock signal. the recovered clock signal comprises transitions of input data, when such transitions exist, and of recirculated

PCT/US98/04869

5

10

15

20

25

30

35

transitions through the Delay Line2 path when input data transitions do not exist.

The loop acts as follows when the system is already in lock:

- The Recovered Clock signal transitions at a time at which the Input Data signal may have transitioned.
 - 2. If the Input Data signal did in fact transition, a transition occurs on signal In Pipel, if not, a transition occurs on signal In Pipe2. Either XOR introduces a delay, Td(XOR gate1 or XOR gate2).
 - The transition on either In Pipel or In Pipe2 then propagates through either of the respective delay lines Delay Line1 or Delay Line2 and appears on either the Out Pipel or Out Pipe2 signal, respectively, after delay Td(Delay Line1 or Delay Line2).
 - 4. Finally, XOR gate3 takes the one transition on either In Pipe1 or In Pipe2 and produces a transition on the Recovered Clock signal adding a delay of Td(XOR gate3).
 - 5. At this point, the cycle repeats: the Recovered Clock signal has transitioned as in step 1, at a time at which the Input Data signal may have transitioned.

Obviously, a critical requirement for the statement at step 5 to be true is that the loop delay, the sum of the three delays Td(XOR gate1 or XOR gate2) + Td(Delay Line1 or Delay Line2) + Td(XOR gate3), be about equal to the bit interval, the time interval between possible Input Data signal transitions.

Note that this equality between the loop delay and the bit interval does not need to be perfect if the data pattern on the Input Data signal has some maximum run length (the maximum number of successive bit intervals which have the same value, and which thus produce a waveform without transitions). For instance with a maximum run length of five, if one assumes that the delay inequality is 1000ppm (i.e. 0.1%), then in five bit intervals, assuming a lns bit interval, the Recovered Clock signal's transition will have only moved 5.0 picoseconds

10

15

20

25

30

35

ahead or behind the Input Data signal's transition. This magnitude of an error is completely acceptable in most systems.

Figure 2 is a signal diagram illustrating the relationship of signals occurring during operation of the circuit of Figure 1. For purposes of the diagram shown in Figure 2, the XOR gates are assumed to present a delay of 250 picoseconds and the delay lines present a delay of up to 500 picoseconds and the bit interval is a thousand The voltage levels shown at the various picoseconds. signal points identified in Figure 1 are reflected in this timing diagram. One should note that the input data does not have a transition at possible transition point 200 whereas the recovered clock does have such a transition (210). Thus, the circuit in Figure 1 imposes a transition where no transition existed in the incoming data by recirculating a transition from the recovered clock through Delay Line2.

Figure 3 is a schematic diagram of an XOR gate implementation suitable for use for the circuit of Figure 1. In a preferred embodiment, this XOR gate is implemented in 0.6 micron CMOS technology. The individual gates have switching times between 100 and 250 picoseconds and the use of inverters 310 and 310' is optional, although, the use of inverters can enhance certain effects to be discussed hereinafter. The implementation shown in Figure 3 assumes that double rail logic is utilized, providing both regular (C) and inverted (C) versions of the output signal.

The system shown in **Figure 1** does not require that the delay around the loop be equal to the data bit interval time. What this implies is that the Recovered Clock signal can drift and acquire a phase error in comparison to the Input Data signal over successive intervals during which the Input Data signal has no transition. This condition is corrected when the Input Data signal finally has a transition.

A delay property of the XOR gate which is very significant in this case is how the gate responds to "glitch" conditions. Consider the case in which the XOR

10

15

20

25

30

35

gate simultaneously sees one input go from 0->1 while the other input goes from 1->0 as shown in Figur 4. Depending on how the XOR gate was designed, one could either see the XOR gate's output stay at 1, or see a momentary "glitch" of the output dropping to 0. An XOR gate designed in the typical fashion will not exhibit this "glitch." In fact, a typical XOR gate will have some margin in the time separation between the two inputs transitioning for which no glitch will be output. For example, in a 0.6um CMOS technology using stacked transistor XOR gate, the separation can often be as large as 100ps.

Now, if the Recovered Clock signal has drifted to become, for instance, 50 ps ahead or behind the Input Data signal, then when a transition occurs, it will be possible for XOR gate2 to suppress the momentary "glitch" and hold its output without producing a transition. Even if it does produce a short glitch, it is still likely that Delay Line2 will destroy the glitch.

Thus, some amount of error in the delay around the loop can be tolerated as long as the glitch suppression property is effective at eliminating it. In addition with this desired property in mind, it is possible to design the XOR gate to have a large glitch suppression window.

This property of glitch suppression is used to remove any accumulated error in the Recovered Clock signal's phase and reset it to the phase of the newest Input Data signal's transition. Thus like a delay lock loop, the system has no "memory" and has the equivalent of an unlimited continuous time bandwidth in transferring jitter on the Input Data signal to the Recovered Clock signal (this is generally true for a sampled system when it completely responds in one sample interval to a property of an input signal).

Figure 5 is a schematic diagram of a Schmitt trigger inverter circuit for enhancing the glitch suppression properties of the circuit of Figure 3. As is known in the prior art, a Schmitt trigger has two different switching thresholds. One must be exceeded for the device to switch in one direction and a different threshold must be exceeded for the device to switch in the opposite direction. This

10

15

20

25

30

35

is illustrated in Figure 6. If the inverter circuits 310 and 310' are implemented using the Schmitt trigger circuit of Figure 5, the hysteresis effect illustrated in Figur 6 will enhance the glitch suppression properties of the XOR gate of Figure 3 in ways which can be controlled and provide a broader range of glitch suppression than the limits of the circuit of Figure 3 without the inverters 310 and 310' could provide.

Figure 7 is a schematic diagram of a second XOR gate implementation using pass gates suitable for use with the circuit of Figure 1. Implementing an XOR gate with pass gates 710 provides the advantage that the gates become slower with decreasing sizes which results in an increased glitch suppression capability for the XOR gate. This can be utilized to control the amount of glitch suppression during the fabrication process.

There are two ways to maintain the loop delay (i.e. Td(XOR gatel or XOR gate2) + Td(Delay Line1 or Delay Line2) + Td(XOR gate3)) is maintained to be about equal to the bit interval of the input data signal.

Figure 8 is a block diagram showing one technique for maintaining the loop delay to be about equal to a bit In this approach one can use a phase detector (810) to compare the Input Data signal's transitions to the Recovered Clock signal's transitions. The error signal from the phase detector can be fed into a low pass filter (820) in order to set desired loop bandwidth and stability properties, and the filter's output could be used as the control signal to set a controllable delay element in the system delay lines shown in Figure 1. With this method the system is most similar to a DLL. A typical DLL compares the phase of a clock being fed into a delay line to the phase of the clock coming out of the delay line, and adjust the delay line to produce an n X 2pi (n is a positive integer) difference in the phases. The additional feature of the Figure 1 system is that it recycles a past transition in the cases in which the Input Data signal does not provide a new transition.

10

15

20

25

30

35

Figure 9 is a schematic diagram of a second technique for maintaining the loop delay to be about equal to the bit interval of the input data signal. In this approach, one can set some controllable delay element (e.g. a series gated inverter) in the Figure 1 circuit of this system using a control signal (output of 940) derived from a For example, one can use a separate replicated system. separate clock signal (system clock -- output of 950) known by design to be within some tolerance of a multiple or fraction of the frequency of the Input Data signal and lock a phase lock loop (950, 955, 920, 930, and 940) whose voltage controlled oscillator (VCO) 950 consists of the XOR, delay line, and XOR elements in the above system (with replicated loading) to this separate clock signal. one can use the control signal from the phase lock loop's VCO, to set the replicated controllable delay element in the above system. In this way the delay around the loop in our system will be about equal to the bit interval of the Although the loop delay will have a Input Data signal. percent error given by the difference between the Input Data signal's frequency and the separate clock's frequency, an inexpensive clock oscillator can be used while still easily achieving a matching better than 1000ppm. difference only contributes a negligible degradation in the performance of the system at recovering a clock when the Input Data signal has a maximum run length of 5 or 6 (but even 50 would probably be acceptable when the matching Figure 9 is an example of such an error is 1000ppm). implementation.

Considering the operation of Figure 9 in more detail, the input data is applied to a recovered clock circuit of Figure 1 (910). A system clock is applied to one input of a combined phase frequency detector 920 comprised of flip flops 925 and 925' and gate 926. The up and down outputs of flip flops 925 and 925', respectively, are applied to charge pump 930 to turn it on and off. A low pass filter 940 then provides a filtered output signal for controlling delay lines. An oscillator 950 is comprised of a voltage control delay line 955 driven by an input OR gate and

10

15

20

25

30

35

feeding an output OR gate (951 and 952, respectively). The frequency of oscillation of oscillator 950 is controlled by the amount of delay interposed by delay line 955. The output of oscillator 950 is optionally divided by divider 955 and applied as the internal clock input to flip flop 925' of phase frequency detector 920. The voltage utilized to control the delay line of the oscillator 950 can also be applied to the recovered clock circuit of Figure 1 (910) and control the delay lines in that circuit in the same manner. Thus, the control signal generated to control oscillator 950 (a parallel system) is also utilized to control the clock recovery delay on a delay lock loop 910.

illustration of gigabit 10 an is Figure communications between two systems in which the invention System 1 provides may be applied for clock recovery. information for transmission from digital logic media access control (MAC) layer 1000. The data is provided in parallel, 40 bits wide in this example. In addition. system clock 1, running at approximately 62.5 megahertz is provided to the transmitter 1110 for use in generating transmissions over transmission line 1130. being received by system 1 from system 2 arrives over transmission line 1130' and is directed to receiver 1120 where the clock is recovered and the data received is provided in parallel to the digital logic MAC layer. System 1 and system 2 are constructed substantially identically and corresponding numbers correspond to those of system 1. It is important to note that each system has their own local clock running at approximately 62.5 megahertz. However, these clocks will normally differ in actual frequency and may drift with respect to each other.

Figure 11 is a block diagram of a receiver shown in Figure 10. Incoming 2.5 gigabit per second NRZ data is applied to block 1110 which can be implemented as shown in Figure 12. The output from block 1110 is a clock strobe which is applied to a delay line demultiplexer 1120 which applies 40 bits in parallel to its output.

10

15

20

25

30

35

40

Figure 12 is a block diagram of one implementation of the synchronous recovery block of Figure 11. In Figure 12, the 2.5 gigabit per second NRZ data is applied to the input and recovered by clock recovery circuit 1200. This circuit is essentially that shown in Figure 1. The output frequency of the 2.5 gigahertz clock recovery is divided by and compared with the output of voltage (1210) controlled delay line 1230 in phase comparator 1220. error output voltage is utilized, typically through a low pass filter 1225, to control voltage control delay line 1230 to ensure that the incoming data is phase locked to the clock strobe output. The output for voltage control delay line 1230 is then provided to the delay line demultiplexer 1120 of Figure 11.

In this description, when the term "locked" is utilized, it means both that the delay interval around the system's loop is about equal to the bit interval of the input data signal, and that the phase of the recovered clock signal is about equal to the phase of the input data signal. Both conditions are needed. If the bit interval requirement is met but not the phase requirement, then the recovered clock may be far enough out of phase to prevent the glitch suppressing property of the XOR from removing the remaining phase error during the next input data's signal's transition. If the phase requirement is met but not the bit interval, then the phase lock will be only temporary since the recovered clock signal's phase can soon diverge from the input data's signal phase.

There are several advantages to the clock recovery system described herein.

- 1. Like a delay lock loop, this system has the advantage when compared to a PLL and a FLL that it has no "memory." Whereas PLLs and FLLs recycle and at best slowly remove (while at worst temporarily amplifying) a phase error due to some noise on the inputs or some other sources, this system does not.
- 2. The effective continuous bandwidth of this system in transferring jitter

10

15

20

25

from the data input to the recovered clock is substantially unlimited.

3. The system can allow for an implementation where the loop delay control signal is derived from a separate clock of a frequency close to the frequency of the input data signal. This is a great advantage since deriving the delay control signal in this way is much easier (the clock is at a low frequency, and is a repetitive signal) and can be done with simpler circuitry in less area and with less power.

There has thus been described a delay lock loop with transition recycling suitable for use in clock recovery of NRZ run length encoded serial data signals in the gigabit frequency range.

In this disclosure, there is shown and described only the preferred embodiment of the invention, but, as aforementioned, it is to be understood that the invention is capable of use in various other combinations and environments and is capable of changes or modifications within the scope of the inventive concept as expressed herein.

10

What is claimed is:

- 1. A circuit for clock recovery, comprising:
- a. a data input;
- b. a first XOR gate and a second XOR gate, each having one input connected to said data input;
- c. a first delay line and a second delay line, inputs of which are connected to respective outputs of said first XOR gate and said second XOR gate and outputs of which are connected to respective inputs of a third XOR gate, the output of said third XOR gate being connected to a second input of said second XOR gate and providing a recovered clock.
- 2. The circuit of claim 1 in which said first delay line and said second delay line are voltage controlled delay lines.
- 3. The circuit of claim 1 in which said data input receives non return to zero data.
- 4. The circuit of claim 1 in which XOR gates have been fabricated using CMOS technology having a glitch suppression property.
- 5. The circuit of claim 4 in which XOR gates include a Schmitt trigger connected to an output which enhances the glitch suppression property.
- 6. The circuit of claim 1 in which XOR gates have been fabricated using pass gate technology, in which the size of pass gates affects an amount of glitch suppression.
- 7. The circuit of claim 6 in which XOR gates include a Schmitt trigger connected to an output which enhances the glitch suppression property.
- 8. A method of recovering a clock signal from NRZ encoded data, comprising the steps of:

PCT/US98/04869

5

5

10

5

- a. when incoming data contains a transition at a clock instant, passing that transition to an output, and
- b. when incoming data does not contain a transition at a clock instant, recycling a previous transition from the output, whereby the output has a transition at every clock instant forming a recovered clock.
- 9. The method of claim 8 comprising the steps of: comparing the phase of transitions contained in an incoming data stream with the phase of transitions in said recovered clock; and

adjusting the amount of delay of said delay line to cause the transitions of the recovered clock to coincide with transitions contained in said incoming data stream based on said phase comparison.

- 10. The method of claim 8 comprising the steps of: comparing the phase of transitions contained in a system clock with the phase of transitions in a clock generated using a variable delay line;
- adjusting the variable delay line to cause the transitions of the clock generated using the variable delay line to coincide with the transitions of the system clock; and

adjusting the amount of delay of a delay line in a clock recovery circuit by substantially the same amount by which the variable delay line was adjusted.

- 11. A communications system, comprising:
- a first station comprising a transmitter and a receiver and at least one communications line connecting said first station with a second station, in which said receiver comprises a delay line demultiplexer strobed by a clock strobe generator which operates from a delay line clock recovery circuit with transition recycling.

- 12. A method of operating a communication system, comprising the steps of:
 - a. recovering clock from incoming data; and
- b. adjusting a delay line so that transitions from a recovered incoming clock coincide with transitions from a divided down version of said incoming clock recovered using transition recycling to generate properly timed clock strobe pulses for a demultiplexer.




Figure 1




Figure 2




Figure 3




Figure 4

SUBSTITUTE SHEET (RULE 26)

PCT/US98/04869




Figure 5




Figure 6

SUBSTITUTE SHEET (RULE 26)




Figure 7




Figure 8






Figure 9








Figure 12

SUBSTITUTE SHEET (RULE 26)






Figure 13 (PRIOR ART)





Figure 14 (PRIOR ART)



SUBSTITUTE SHEET (RULE 26)

INTERNATIONAL SEARCH REPORT

Int Jonal Application No PCT/US 98/04869

A. CLASS IPC 6	SHICATION OF SUBJECT MATTER H04L7/027		
According (to International Patent Classification(IPC) or to both national clas	sification and IPC	
	S SEARCHED		······································
Minimum d IPC 6	locumentation searched (classification system followed by classifi H04L H04J H03L	cation symbols)	
Documenta	ation searched other than minimum documentation to the extent th	at such documents are included in the fields sea	arched
Electronic	data base consulted during the international search (name of dat	a base and, where practical, search terms used	
C. DOCUM	MENTS CONSIDERED TO BE RELEVANT		
Category	Citation of document, with indication, where appropriate, of the	e relevant passages	Relevant to claim No.
X	DE 25 04 154 A (INST RUNDFUNKT 5 August 1976	ECHNIK GMBH)	8
Y	see page 2, line 19 - page 3, see page 5, line 23 - page 6,		9-12
Υ	EP 0 487 902 A (IBM) 3 June 19 see column 2, line 29 - column		9,10
Υ	EP 0 081 750 A (IBM) 22 June 1 see page 1, line 30 - page 2. see page 3, line 5 - line 15 see page 4, line 20 - page 5, see page 8, line 28 - page 9,	line 5 line 2	11,12
Α	US 3 790 892 A (TAN Y ET AL) 5 1974 see column 1, line 33 - line 5	•	1-12
X Fur	ther documents are listed in the continuation of box C.	χ Patent family members are listed	in annex.
"A" docum consi "E" earlier filing "L" docum which citatie "O" docum other "P" docum later	nent which may throw doubts on priority ctairn(s) or h is cited to establish the publicationdate of another on or other special reason (as specified) ment referring to an oral disclosure, use, exhibition or r means nent published prior to the international filling date but than the priority date claimed	T" later document published after the inte or priority date and not in contilict with cited to understand the principle or th invention "X" document of particular relevance; the cannot be considered novel or canno involve an inventive step when the dcannot be considered to involve an indocument is combined with one or ments, such combination being obvior in the art. "&" document member of the same patent	the application but early underlying the claimed invention to considered to coument is taken alone claimed invention inventive step when the ore other such docurus to a person skilled
	e actual completion of theinternational search	Date of mailing of the international sea	arch report
	maiting address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040; Tx. 31 651 epo nl. Fav. (+31-70) 340-3016	Authorized officer Van den Berg, J.G	i.J.

INTERNATIONAL SEARCH REPORT

In: Jonal Application No PCT/US 98/04869

C (Continu	ation) DOCUMENTS CONSIDERED TO BE RELEVANT	PC1/U3 98	·
Category	Citation of document, with indication, where appropriate, of the relevant passages	<u> </u>	Relevant to claim No.
Α	EP 0 655 840 A (AT & T CORP) 31 May 1995 see page 3, line 34 - line 54 see page 4, line 54 - line 31		12
1	ANONYMOUS: "Fiber Optic Minimum Component Count Clock Recovery Scheme" IBM TECHNICAL DISCLOSURE BULLETIN, vol. 31, no. 2, July 1988, NEW YORK, US, pages 169-170, XP002068820		1-12
			·
			·
	·		

INTERNATIONAL SEARCH REPORT

Information on patent family members

to stional Application No PCT/US 98/04869

Patent document cited in search repor	t	Publication date	Patent family member(s)	Publication date
DE 2504154	Α	05-08-1976	NONE	
EP 0487902	Α	03-06-1992	JP 7142997 A	02-06-1995
EP 0081750	A	22-06-1983	US 4449119 A JP 1050150 B JP 1562160 C JP 58103258 A	15-05-1984 27-10-1989 31-05-1990 20-06-1983
US 3790892	Α	05-02-1974	NONE	
EP 0655840	A	31-05-1995	US 5463337 A JP 7202655 A	31-10-1995 04-08-1995